Introduction
6 to 7-bit, several hundred MS/s to around 1 GS/s ADCs are required for disk drive front-ends, backplane and ultra-wideband receivers. Especially for embedded consumer SoCs, an ultra-low power operation is the most important characteristic rather than high resolution and high speed for the conventional ADC cores. This is because total power reduction is very crucial for portable applications and also for addressing green IT regulation.
Conventionally, the flash architecture has been used for these targets because of an advantage to high speed operation [1] . However, the flash architecture has an essential limitation in reducing conversion energy [2, 3] . An open-loop pipelined ADC has been investigated to attain this target [4] , however the power dissipation is still large. The successive approximation register (SAR) architecture has been recognized as the most energy efficient architecture; however, it is not easy to increase the conversion rate up to the GS/s range [5, 6] . An asynchronous SAR ADC with interleaving [7] achieves a relatively high conversion rate but design difficulty is increased. An extremely small FoM of 40 fJ/conv. steps has been attained in a 6-bit 2.2 GS/s ADC using dynamic pipeline architecture [8] . However, this ADC also introduced interleaving technique and the design becomes complicated.
The subranging architecture is a good solution for this target; however, the results have not been attractive. Although, [9] achieves 1 GS/s conversion rate, the power dissipation is very large due to pre-amplifiers which are introduced to reduce offset voltages. Another subranging ADC [10] achieves 8-bit resolution and 770 MS/s conversion rate; however, large power dissipation by preamplifiers and buffers are also problematic. A two-step architecture in [11] shows high resolution, but large power dissipation and low conversion speed reduces its attractiveness.
The work presented here is based on the subranging ADC using the CDAC, gate-weighted interpolation scheme, and digitally offset calibrated double-tail latched comparator [12, 13] . This paper is organized as follows: Section 2 introduces the ADC architecture, key schemes and techniques. Section 3 provides the implementation of the proposed ADC. Section 4 details the experimental results, and the paper is finally concluded in Section 5.
ADC Architecture and Techniques

Conventional Subranging Architecture
As introduced in Section 1, the subranging architecture is an attractive solution for our target specification. However, a conventional subranging architecture has a couple of issues, especially the disadvantage of the power dissipation.
The conventional subranging architecture is shown in Fig. 1 [1] . There are two resistor ladders in the figure. Static current flows through the resistor ladder and this causes large power dissipation. This current can be suppressed by increasing resistance of the resistor ladder. However, reducing the current causes speed degradation, which is not suitable for high speed operation. The preamplifiers to reduce comparator's offset are another source of the power dissipation. Furthermore, the buffers for the fine ADC consume static power.
Manuscript received January xx, 20xx. Manuscript revised March xx, 20xx. † The authors are with the Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, 152-8552 Japan. † † The author is with Advantest Corporation, Gunma-ken, 370-0700 Japan a) E-mail: lee@ssc.pe.titech.ac.jp Another issue of the conventional subranging ADC is the conversion precision in the fine ADC. Because the fine ADC decides the resolution of the ADC, it has to have a sufficiently fast settling time and a small offset voltage; therefore, the speed of the ADC is limited. Comparators in the fine ADC also have to satisfy the precision requirement of the ADC in the whole reference range.
Subranging ADC using CDAC
One effective solution to solve the large power dissipation problem in the conventional subranging ADC is to introduce the CDAC for the fine conversion. The subranging architecture using the CDAC is shown in Fig.  2 . By introducing the CDAC, S/H and buffers can be eliminated. Also, timing margin for settling is relaxed and fine reference range is fixed around common-mode voltage. However, if there is a parasitic capacitance in the input of the fine ADC such as C PI in Fig. 12 , the input signal that is charged into the CDAC is reduced. This affects the ADC's performance. The RMS DNL error, which is caused by the parasitic capacitance, is represented in (1)
where N is a resolution the ADC's and G SIGNAL is the gain of the CDAC. In the fine conversion range, DNL errors occur symmetrically with respect to the midpoint of the range. The amount of the error is represented as 2 N-1 -1 in (1). If there is no parasitic capacitance, G SIGNAL is 1 and ERR DNL_RMS becomes 0. However, by increasing parasitic capacitance, G SIGNAL decrease and ERR DNL_RMS increases; therefore, the performance of the ADC is degraded. Fig. 3 shows the effect of the signal reduction by the parasitic capacitance in the input of the fine ADC vs. the effective number of bit (ENOB) of the 6-bit subranging ADC. The ideal model is utilized for the simulation. When the parasitic capacitance becomes half of the sampling capacitor, ENOB degrades about 1.7-bit.
The gain degradation problem might be addressed by introducing a gain error adjustment circuit. However, it is not easy to detect the amount of the gain error and guarantee sufficient linearity against PVT fluctuations. Furthermore, additional circuit causes an increase of the power dissipation and core area.
Proposed ADC Architecture
To solve the previous ADC's issues, we introduced several techniques to our proposed ADC. First, we employ two interleaved fine ADCs to relax the timing margin for the fine conversion. Also, the CDAC is introduced instead of the RDAC to suppress static power dissipation. The gain reduction problem, which is induced by the CDAC and the parasitic capacitance, is solved by the interpolation technique. A gate-weighted interpolation can realize good matching between the coarse and the fine conversion range, even if parasitic capacitances exist in the input of the fine ADC. Digital offset calibration using capacitors reduces the offset voltage of comparators effectively without introducing static power dissipation. Fig. 4 shows the detailed block diagram of the There is a resistor ladder in the coarse ADC. The total resistance of the resistor ladder is 1.7 kΩ. The resistor ladder consumes 0.3 mW power. Two sets of the CDACs are used in the same way as in [11] to generate voltages for the fine conversion, instead of the conventional resistor ladder, in order to reduce the power dissipation and the settling time, simultaneously. Furthermore, these CDACs act as sample and hold circuits (S/H) like the CDAC in a SAR ADC.
The fine ADC consists of 9 comparators for 3-bit conversion which is illustrated as 3b IP cell in Fig. 4 . These comparators mainly determine the resolution of the ADC; therefore, it is necessary to reduce their offset voltages. Digital offset calibration is incorporated to the comparator instead of the conventional method, such as a pre-amplifier, for low power dissipation. In Fig. 4 , the CAL circuit and the digital memory blocks mean digital logic circuits and D flip-flops for the offset calibration. Two fine ADCs are interleaved to relax its operating frequency margin. Timing of each ADC is controlled by a clock timing controller. Conversion results from the coarse and the fine ADCs are gathered in digital logics and corrected using one redundancy bit. Fig. 5 shows voltage transfer during conversion of the ADC. When the signal is applied to the ADC, the coarse ADC starts a conversion of 4-bit resolution. After the coarse conversion, two sets of differential signals are outputted from the CDACs for interpolation according to the results of the coarse ADC. Finally, the fine ADC converts the input signal to the digital value in 3-bit resolution using the interpolation. The detailed explanation of the interpolation is shown in Section 2.4. Fig. 6 shows a timing chart of the proposed ADC. The coarse ADC operates at the same speed as the sampling frequency; however, the fine ADCs operate at half of the conversion frequency to relax the requirement for the settling time and the timing margins. The fine ADC does not consume any power when it does not convert; therefore, the power dissipation does not increase although the circuit size is increased.
Interpolation
The proposed ADC addresses the gain reduction issue by using interpolation, which makes it possible to realize fine conversion without any reference voltages and to avoid the effect of the input parasitic capacitance of the fine conversion stages. To implement the interpolation, we introduce a gate-weighted interpolation scheme in the saturation region of MOS transistor to reduce the number of S/H circuits and input capacitance. The circuit implementation is described in Section 3.2. Fig. 7 shows the 3-bit interpolation in the fine ADC of the proposed ADC. Two differential outputs from CDAC_a and CDAC_b are used to realize the interpolation. These output signals are shifted by 0.5 coarse LSB to realize one bit redundancy (half over range and half under range) for digital error correction [14] . The interpolated voltages V Pi and V Ni in Fig. 7 can be represented as below
where d is a resolution of the interpolation, i is the number of the interpolated voltage, V INPa and V INNa are the differential output voltages from the CDAC_a and V INPb and V INNb are the differential voltages from the CDAC_b. For example, at the interpolation point 1 (between -2 and -1), conversion is executed by using only V P1 and V N1 . The other conversions are also realized by the interpolated signals. Therefore, reference voltages are not required for the fine conversion and consistency between the coarse and the fine conversion range is realized automatically. Fig. 8 shows the effect of the gain reduction of the input signal for the fine ADC when using the interpolation. Even though the signal gain is reduced, as long as the reduction ratio of two differential signals is the same, the comparison point does not change. Therefore, the proposed ADC does not require a gain error correction circuit to solve this problem.
Reference Selection
We utilized the CDAC instead of the RDAC for the proposed ADC. The reason why the CDAC is used is described in this section. Fig. 9 shows the conceptual diagram of the CDAC and the RDAC. Both DACs basically consist of passive elements. The CDAC generates its output voltages using charge distribution of the capacitors and the RDAC generates its output voltages using voltage division of the resistor ladder.
The CDAC and the RDAC work in a very similar way. For example, during Φ S (sampling mode), an input signal is charged to the capacitors, all of the unit capacitor, C U and sampling capacitor, C S . After that, during Φ H (holding mode) in the CDAC, one side of capacitors are connected to V REFP or V REFN depending on the results of the coarse conversion, and another side of the capacitors are connected to the input of the fine ADC. In the RDAC, one side of C S , is connected to a certain node of the resistor ladder by the coarse comparison results. Another side of C S is connected to the fine ADC in the same way as the CDAC.
To compare the two DACs in detail, the analysis of settling time, power dissipation and noise follows. Table  I summarizes the components values for the analysis and the simulation. Those values of C U and R SW came from design parameters of the proposed subranging ADC [13] . In the CDAC, R SW is the resistance of PMOS or NMOS switch in the reference select circuit. In the proposed ADC, the average resistance of PMOS and NMOS switch is about 850 Ω; therefore, R SW is assigned that
Under range Over range value. h is the number of unit capacitors (resistors). The total number of switches in both of the two DACs is 16, which is the same value as h. For the RDAC, C S is the sum of C U and R SW is same as the CDAC. C PI is parasitic capacitance of the subsequent circuit, such as the fine ADC. The value of C PI is assumed to be 50 fF which is estimated from the proposed fine ADC [13] . In the RDAC, another resistive component R U exists. Basically, the value of R U is decided for the optimal power dissipation and settling time with consideration of R SW . However, in this comparison, R SW is decided first by the CDAC. When using that value of R SW , even if R U is set to 0 Ω, the RDAC shows slower settling time than the CDAC. Although R U cannot influence the following comparison of the settling time, it affects the power dissipation and also settling time a little.
In this comparison, R U is assigned to 10 Ω. For values less than 10 Ω, the power dissipation of the RDAC increases drastically, but the settling time is only reduced by about 5 ps. More detail data is shown in section 2.5.2
Settling Time
To calculate settling time, we use the simplified models of the CDAC and the RDAC during holding mode. In Fig. 10 , p is the number of parallel connection, R LADDER is the sum of resistance of the resistor ladder and q is the variation coefficient by the connected position in the resistor ladder. We ignore parasitic capacitance in each node of the resistor ladder to simplify this analysis.
Equation (4) and (5) represent the settling time of the CDAC and the RDAC, respectively. By these formulas, it is recognized that reducing resistance of the switch and the parasitic capacitance is important for faster settling time.
Simulation results are shown in Fig. 11 . According to the simulation results, the CDAC shows faster settling. The difference of the settling time between the two DACs is due to the difference of the resistance. In the CDAC, R SW is divided by h. However, in the RDAC, R SW is added with the resistance of the resistor ladder.
In the RDAC, the settling time can be reduced by using a smaller R LADDER ; however, it results in an increase of the power dissipation. Reducing R SW also contributes to faster settling time. However, it increases the parasitic capacitance of the switch; therefore, the settling time and the power dissipation is increased. 12 Power dissipation during holding mode. Assume that the input signal is already charged to C U and C S during the sampling mode and no leakage current flows in the DAC circuits.
Equation (6) and (7) represent the power dissipation in the CDAC and the RDAC respectively. f sample means sampling frequency of the ADC and in (7), V REF_N is N-th reference voltage in the resistor ladder. Equation (6) indicates that the power dissipation of the CDAC is same as the digital circuit. On the other hand, (7) includes not only dynamic power dissipation but also static power dissipation caused by the resistor ladder. Fig. 13 shows simulation results of the power dissipation vs. sampling frequency. In this simulation condition, the settling times of the CDAC and the RDAC are about 190 ps and 280 ps, respectively. For fair comparison, the settling time should be set to the same. However, as mentioned in section 2.5, adjusting settling time using only R U is quite difficult. Changing other parameters also affect to the CDAC and causes other issues.
There is a large difference of the power dissipation between two DACs', such as 76 µW vs. 2.4 mW at 700 MHz sampling frequency. The power dissipation of the CDAC is changed with sampling frequency because it works like a digital CMOS circuit. Although the RDAC partially consumes dynamic power, the main source of its power dissipation is static current. Therefore, the power dissipation in the RDAC barely changes with increasing the sampling frequency.
The simulation results of the power dissipation and the settling time vs. R SW are shown in Fig. 14 . The CDAC shows faster settling by more than 60 ps under the same R SW condition. The settling times of the CDAC and the RDAC become faster with decreasing R SW ; however, power dissipation also increases due to the parasitic capacitance. For the RDAC, the power variation is quite unnoticeable because the power dissipation is dominated by the static current in the resistor ladder. The effect of R U to the power dissipation and the settling time in the RDAC is shown in Fig. 15 . R U affects both of the power dissipation and the settling time, especially the power dissipation. However, even if R U is set to 5 Ω, the RDAC's settling time is still larger than that of the CDAC.
Noise
Contrary to the previous analysis, noise analysis has to consider both the sampling mode and the holding mode. Fig. 16 shows the circuit models of the CDAC for noise analysis. During the sampling mode, all of C U charges noise. During the holding mode, each series connected R SW and C U is seen as a parallel connection at node V OUT , and the charged noise is distributed to C PI . Finally, adding up the noise during two modes, the total noise is represented in (8).
Power Dissipation [uW] Fig. 13 Simulation results of power dissipation vs. sampling frequency. 
Noise analysis for the RDAC is simpler than the CDAC since there is only one signal path as shown in Fig. 17 . During the sampling and the holding modes, circuits can be simplified to RC network. Calculation result is represented in (9), which is identical to (8) when h*C U =C S .
Although the noise calculation results of the CDAC and the RDAC are the same, it has to be considered that the difference of resistance between the two DACs. During the sampling mode, both of the DACs utilize the same switches; this means the charged noise are equal. The difference appears during the holding mode. R SW of the CDAC is divided by h due to its parallel connection. On the other hand, R SW of the RDAC is shown as it is. Moreover, the RDAC incorporates resistor ladder, which is another noise source.
If noise bandwidth is considered to infinity, total noise of the two DACs becomes the same. However, the bandwidth is limited by the subsequent circuit, in this case, comparators in the fine ADC. Therefore, the accurate noise has to be analyzed with the bandwidth limitation by the comparators.
In section 2.5, the CDAC and the RDAC are compared in settling time, power dissipation and noise. Through the above analysis, the CDAC shows better performance than the RDAC around several hundred of operating frequency. Therefore, it is reasonable to incorporate the CDAC for the proposed subranging architecture.
ADC Implementation
CDAC with S&H
The CDAC is composed of 17 unit capacitors (C U ) and one capacitor to make the offset voltage for one bit redundancy as shown in Fig. 18 , where one side of circuitry of differential scheme is illustrated. The unit capacitance is 15 fF and it samples and holds the input signal like the CDAC in a SAR ADC. Sampling switches uses bootstrapping technique to reduce the on-resistance and the signal distortion.
When Φ S goes high, V IN is sampled into the capacitors. Next, Φ H goes high, capacitors are connected to V REFP or V REFN depending on the results of the coarse conversion. Considering parasitic capacitance C PI , V OUT can be represented as below,
where m and n are the number of capacitors which connected to V REFP or V REFN , respectively. C OFS and V OFS mean capacitor and reference voltage to generate offset voltage for one bit redundancy. Equation (10) indicates that C PI reduces V IN swing range, which causes the issue of the conventional subranging ADC. The proposed ADC addresses this issue by introducing the interpolation.
Mismatch of the CDAC
The size of the unit capacitor has to be set with consideration of the mismatch error. Especially for the CDAC, the DNL error is affected by not only the capacitor mismatch but also the number of the unit capacitors.
The total capacitance of the CDAC is decided by noise of the circuit. Because the total capacitance is fixed, the unit capacitance and the number of capacitors are inversely proportion. Therefore, if the number of unit capacitors increase, the mismatch of the CDAC is also increased. The DNL error calculation result per sigma with consideration of the mismatch and the number of unit capacitors is represented in (11) ( ) ( ) where N is the resolution of the proposed ADC, C total is the total capacitance of the CDAC, and h is the number of capacitors in the CDAC. When the unit capacitance is decreased, the mismatch error of the CDAC is increased with h. However, in the CDAC, the mismatch error is also suppressed by 1/h, because the signal range is divided by h. Finally, DNL error is reduced by about 1/ h. The calculation result of DNL(σ) is 0.011 LSB and the maximum INL(σ) derived from DNL(σ) is 0.03 LSB. Fig. 19 shows the maximum INL(σ) simulation results with 100 times iteration. Averaged the maximum INL(σ) is 0.0292 LSB, which shows good matching with the calculation. Target specifications of the INL & DNL are less than 0.25 LSB each; therefore, the CDAC satisfies the requirements with plenty of margin.
Comparator with Gate-Weighted Interpolation
The double-tail latched comparator with gate-weighted interpolation shown in Fig. 20 is employed in the proposed ADC. The comparator consists of 4 input MOS transistors for interpolation. The gate-weighted interpolation technique is very effective to reduce the power consumption. The interpolation method which is incorporated in [15] utilizes the on-conductance of a transistor in the linear region. In contrast, we realized the interpolation in the saturation region.
Drain current in the saturation region of a classical long channel MOS transistor exhibits a square-law relationship to (V gs -V T ) and causes non-linearity error when using an interpolation. However, the drain current of the recent scaled MOS transistor is proportional to (V gs -V T ) due to the heavy velocity saturation effect. The drain current of the input transistor, I D , can be expressed as
where α is a coefficient, W is the gate width, and V T ' is the effective threshold voltage. We used the value of 290 mV as the V T '. In Fig. 20 , current I P is the sum of the currents in M Pa and M Pb . Also, I N is the sum of the currents in M Na and M Nb . The current I P is represented as below
where W Px means the gate width of the MOS transistor M Px . Equation (13) shows that I P can be controlled by changing gate width, W Px , even if the input voltages are not changed. The ratio between W Pa and W Pb is set by the ratio of the interpolation. The I N is also calculated in the same way. Comparators in each interpolating points compare using each I P and I N . This concept is shown in Fig. 7 .
The simulation results of the interpolation error using the same size of the input MOS transistor is shown in Fig. 21 . The simulated interpolation range is assigned ±100mV from Vcom voltage. The interpolation error is less than 0.1 LSB when Vcom voltage is higher than 600 mV. Therefore, in those Vcom voltages, the gateweighted interpolation can be realized with sufficient accuracy. However, it is difficult to realize the interpolation with Vcom of less than 500 mV, due to the increase of non-linearity.
Offset Calibration
An offset calibration technique by adjusting capacitance [16] is incorporated to the comparators in the fine ADC. 4-bit binary weighted PMOS varactors are used as voltage controlled capacitors. The gate size of a unit varactor is 200 nm x 100 nm. Fig. 22 shows the calibration process. In Fig. 22 , V CAL is the calibration voltage in the calibration logic and V OFS is the offset voltage of the comparator. During calibration mode, all input nodes of the comparator are connected to the common voltage. Since all input nodes are the same, the output is determined by the offset voltage. Therefore, calibration logic changes the calibration code to cancel the offset voltage; as a result, V CAL gets closer to V OFS . When V CAL approaches to V OFS within voltage difference of one bit resolution of calibration, the calibration process is ended. After that, calibration code oscillates around the best calibration result. The comparator incorporates 4-bit calibration that operates at the same frequency as the clock resulting in a merely 16 clock cycles calibration process. The resolution of the calibration logic is about 2 mV, which is small enough for the 1/2 LSB (about 9 mV) of the proposed ADC,. The number of bit for calibration is determined by Monte Carlo simulation.
The Monte Carlo simulation results show that large mismatch of about 10 mV(σ) can be suppressed to 0.9 mV(σ) with calibration. The propagation delay with calibration at the input drive voltage of 1 mV is 140 ps and consumed energy for one conversion is 63 fJ/conv.. The input referred noise voltage is about 0.7 mV per sigma of which value is reduced to 64% for the comparator without offset calibration. The increase of node capacitance reduces input referred noise voltage.
Offset Calibration at each Interpolating Point
The introduced offset calibration technique adjusts the slew rate at the V OP_1st , V ON_1st nodes in Fig. 20 . This slew rate is affected by not only capacitance at the nodes of the V OP_1st and V ON_1st but also by the input commonmode voltage. During the calibration mode, all of the comparators are using the same input common-mode voltage. However, in the operation mode, each comparator has a different interpolating ratio, this also means that the input common-mode voltage of each comparator is different. This results in the difference of slew rate between the calibration mode and the operation mode. Therefore, it is necessary to verify that this offset calibration method is effective to reduce the offset voltage for each interpolating point with different input common-mode voltage.
To examine the effect of input common-mode voltage, we introduced variation of V eff against variation of the capacitance at the output nodes such as V OP_1st and V ON_1st . The result is shown in (14) . 
where V off is the offset of the comparator, V eff is (V gs -V t ) of the input MOS transistor and C o_1st is the capacitance at the output nodes of V OP_1st and V ON_1st . Equation (14) shows the variation of the offset voltage is proportional to V eff ; therefore, it is effective to reduce V eff to achieve more accurate offset calibration. The 1000 times Monte Carlo simulation results of input referred offset voltage after calibration at each interpolating point for 3 common-mode voltages are shown in Fig. 23 . The simulation results show that the offset calibration is effective for all interpolation ratios even if the common-mode voltage is changed from 500 mV to 600 mV. This means that the variation of the slew rate is small enough.
Experimental Results
The proposed ADC has been fabricated in a 90 nm CMOS technology. Fig. 24 shows the chip microphotograph and the layout of the ADC, which occupies an active area of 0.13 mm 2 . 
of 250 fJ/conversion steps. Table II summarizes the ADC performance of this work and the recently published ADCs in the same resolution and similar target specification. As shown in Table II , the proposed ADC consumes less power than other ADCs except [7] and [8] . [2] and [3] achieves high speed operation; however, the power dissipation is also large. [8] shows very impressive performance but 4 times interleaving makes the design difficult. [7] shows similar performance of the proposed ADC, however, it is necessary to examine the timing margin carefully because of the interleaving scheme.
Conclusion
We have demonstrated the subranging architecture using the CDAC, gate-weighted interpolation scheme and double-tail latched comparator with capacitive offset calibration. By introducing the CDAC, better performance of power dissipation, settling time and noise is achieved compared to the RDAC. A small area is also achieved by eliminating S/H circuit. A gate-weighted interpolation is implemented in the saturation region with sufficient performance for a 6-bit resolution ADC. This technique enables the realization of an interpolation in a simple way. Capacitive offset calibration reduces the comparator's offset dramatically from 10 mV to 1.5 mV per sigma. The fabricated ADC occupies 0.13 mm 2 die size and achieves 34 dB SNDR with Nyquist input frequency at 700 MS/s. The power dissipation is only 7 mW and the attained FoM is 250 fJ/conv.. Fig. 28 shows a CDAC which has the same structure with Fig. 18 . V IN and parasitic capacitor are ignored and one of the two reference voltages is changed to GND to simplify the analysis. The number of capacitors in the CDAC, h, is decided by resolution of the CDAC. All of the capacitors in the CDAC have the same capacitance, it means C 1 = C 2 =…=C h .
Appendix. 1
When m-th capacitor changes its connection node, the variation of output voltage, V STEP is represented as (16) . 
A sensitivity of V STEP by the variation of each capacitance is represented as below. 
To express (21) using total capacitance, C total , ∆C total /C total (σ) is substituted for ∆C/C(σ). 
where N is the resolution of the ADC.
Appendix. 2
The comparators in the proposed ADC calibrate its offset voltage by adjusting the slew rate of the input MOS transistor. The slew rate is defined as (23) where V OP_1st and I P are illustrated in Fig. 20 . C OP_1st means node capacitance including offset calibration capacitance in the V OP_1st . In this case, we explained using the positive side; however, it is also applicable to the negative side.
The current I P flows through the input MOS transistor in the comparator. Therefore, it can be expressed as (24)
where α means a coefficient and V eff means V gs -V th of the input MOS transistor. Substitute the I P in (24) to (23), the slew rate is derived as (25). The main reason of the offset voltage of the comparator is the mismatch of the threshold voltage, especially the input MOS transistors. If there is an offset in the comparator, current I P is changed; therefore, SR is also changed from its initial value.
According to (23), it is realized that the offset voltage can be described using V eff , because V eff includes V th . The sensitivity of the offset by the variation of the calibration capacitance is expressed as (14) . 
